• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    PURPOSE: An encoding method is provided to improve an encoding speed by obtaining the randomness of ciphertexts to plain texts and performing a parallel process in an encoding process for plain text blocks. CONSTITUTION: Ciphertexts of n number are obtained by performing encoding processes of n number for plain blocks of n number when plural plain texts are encoded by using parallel encoding processors of n number. The parallel encoding processors of n number encodes the plain blocks by using the ciphertexts of n number as initial vectors to perform the parallel encoding processors of n number. An exclusive OR operation for the final output ciphertexts of n number is performed. A resultant of the exclusive OR operation is used as a hash value to authenticate a message.
    公开号:KR20030083326A
    申请号:KR1020020021813
    申请日:2002-04-20
    公开日:2003-10-30
    发明作者:노윤재；차건업；구세완；정철종；강문희
    申请人:엘지전자 주식회사；
    IPC主号:
    专利说明:

    Encryption method {METHOD FOR ENCIPHERMENT}
    [7] The present invention relates to a project encryption technology, and more particularly, to an encryption method that allows parallel processing while ensuring randomness of a ciphertext for plain text so that a message authentication code for plain text can be simultaneously provided.
    [8] Conventional encryption method is not only useful for improving security of cryptographic algorithm by securing randomness of ciphertext for plain text but also widely used as a method to secure message integrity and message authentication by using final result as hash value. It became.
    [9] A conventional encryption method will be described with reference to FIG. 1.
    [10] The first plaintext P1 is computed exclusively with the initial vector IV in the exclusive oragate (XOR1), and the result of the operation is block encrypted with the key K in the block encryption module BE1 to generate the first ciphertext C1.
    [11] The ciphertext C1 is provided as the initial vector of the next stage, and is computed exclusively with the second plaintext P2 in the exclusive oragate (XOR2), and the result of the operation is encrypted with the key K in the block encryption module (BE2) and the second Ciphertext C2 is generated.
    [12] This encryption process is performed continuously to generate the ciphertext (C1-Cn) for n plaintext blocks (P1-Pn), the final result value is MAC (Message Authentication Code) for message authentication Used as
    [13] Thus, in the conventional encryption method, only the serial processing in which the output ciphertext block which encrypts each plaintext block is provided as an input of the next stage plaintext block encryption is possible. Therefore, even in a computer capable of parallel processing, the parallel processing function cannot be utilized, and there is a defect that requires processing time as many as the number of plaintext encryption blocks.
    [14] Accordingly, an object of the present invention is to enable parallel processing while ensuring randomness of ciphertext for plaintext when encrypting plaintext blocks with a preamble, so that the result value of the ciphertext is used as a hash value for message authentication. An encryption method is provided.
    [1] 1 is an explanatory diagram showing a process of an encryption method according to the prior art;
    [2] 2 is an explanatory diagram showing a processing procedure of an encryption method according to the present invention;
    [3] 3 is an explanatory diagram showing a processing procedure of a decoding method according to the present invention;
    [4] *** Description of the symbols for the main parts of the drawings ***
    [5] X O R: Exclusive OA Gate BE: Block Encryption Module
    [6] BD: Block Decoding Module
    [15] The encryption method according to the present invention comprises: a first process of obtaining n ciphertexts through n consecutive ciphering processes of n plaintext blocks when first encrypting a plurality of plaintext blocks using n parallel processors; A second process of using the n cipher texts as an initial vector for n parallel processing and providing the remaining plain text blocks as inputs of the n parallel processors to perform encryption; A third process of performing mutually exclusive OR of the final ciphertexts outputted and using the result as a hash value for message authentication, with reference to FIG. 2 attached to the encryption method of the present invention. It will be described in detail as follows.
    [16] Plaintext consisting of n blocks using a computing device with i parallel processors The encryption process will be described as an example.
    [17] First, an initial encryption process for obtaining i initial vectors will be described.
    [18] In the first cryptographic processor, the first plaintext P1 is computed exclusively with the initial vector IV by the exclusive oragate (XO R1), and the result of the operation is block encrypted with the encryption key K in the block encryption module (BE1). The first ciphertext C1 is generated.
    [19] In the second cryptographic processor, the ciphertext C1 is provided as the initial vector of the next stage, and is computed exclusively with the second plaintext P2 in the exclusive oragate (XOR2), and the result of the operation is encrypted in the block encryption module (BE2). Encrypted with K, a second ciphertext C2 is generated.
    [20] Thereafter, i encryption processes are performed as described above through respective encryption processors located in the next stage, so that i ciphertexts are encrypted in the first column of encryption processors. Is generated.
    [21] In this encryption process, when the block count value n = r * i + m, m is an integer value greater than 0 and less than i, and r is an integer value greater than 0.
    [22] Also, the i ciphertext A process of performing encryption processing in parallel using i parallel processors is as follows.
    [23] In the first encryption processor, the plaintext block Pi + 1 and the ciphertext C1 are computed exclusively by an exclusive oragate (XORi + 1), and the result of the operation is encrypted with the encryption key K in the block encryption module (BEi + 1). The ciphertext Ci + 1 is generated by encryption.
    [24] In the second encryption processor, the plaintext block Pi + 2 and the ciphertext C2 are computed exclusively by an exclusive oragate (XORi + 2), and the result of the operation is encrypted by the encryption key K in the block encryption module (BEi + 2). The ciphertext is ci + 2 generated.
    [25] As described above, i encryption is performed through each of the encryption processors located at the next stage. Is generated.
    [26] Similarly, since the encryption processing, such as the encryption processing of the second column, is performed r-1 times sequentially through the encryption processor of the next column, the ciphertext through the parallel encryption processing. Is generated.
    [27] Also, the remaining m plaintext blocks The encryption process of is described as follows. Here, the remaining plain text block means a plain text block corresponding to the rest when the number of plain text is divided by the number of encryption processors. For example, if the number of plain text is 14 and there are four encryption processors, processing the three encryptions at the same time with the four encryption processors will process 12 plain texts and the remaining two plain texts will remain. Therefore, for the remaining two plain texts, encryption processing should be performed using two encryption processors.
    [28] In the first cryptographic processor, a plaintext block And ciphertext An exclusive orphan operation is performed by this exclusive oragate, and the result of the operation is encrypted by the encryption key K in the block encryption module to generate a ciphertext Cri + 1.
    [29] In the second cryptographic processor, a plaintext block And ciphertext Is an exclusive ord operation by the exclusive oragate, and the result of the operation is encrypted by the encryption key K in the block encryption module to generate a ciphertext Cri + 2.
    [30] This encryption process is performed m times Is generated, this ciphertext block Same as
    [31] I ciphertexts finally obtained through the above encryption process Silver Exclusive Oagate (XORri + 1 XORri + m-1, XOR (r-1) i + m + 1 XORri-1) is sequentially or exclusively computed, and the final operation result is used as a message authentication code (MAC) for message authentication.
    [32] On the other hand, the decoding process according to the present invention will be described in detail with reference to FIG. Here, a ciphertext consisting of n blocks using a computing device with i parallel processors The following describes an example of decoding processing.
    [33] First, the decryption process of the i initial encryption blocks will be described.
    [34] The first ciphertext C1 is decrypted by the decryption key K in the block decryption module BD1, and the result is an exclusive OR operation with the initial vector IV in the exclusive oar gate XOR1 to generate the first plaintext P1.
    [35] The second ciphertext C2 is decrypted by the decryption key K in the block decryption module BD2, and the result is an exclusive OR operation with the first ciphertext C1 in the exclusive OR gate XOR2 to generate a second plaintext P2. .
    [36] Subsequently, i decryption processes are performed as described above through respective decryption processors located in the next stage, and thus, i plain texts are decrypted in the decryption processor of the first column. Is generated.
    [37] In the decoding process, when the block count value n = r * i + m, m is an integer value greater than 0 and less than i, and r is an integer value greater than 0.
    [38] In addition, a process of performing decoding processing in parallel using i parallel processors will be described below.
    [39] In the first decryption processor, the ciphertext block Ci + 1 is decrypted by the decryption key K in the block decryption module (BDi + 1), and the result is the first ciphertext C1 in the exclusive oragate (XORi + 1). An exclusive oar operation is performed to produce the plaintext Pi + 1.
    [40] In the second decryption processor, the ciphertext block Ci + 2 is decrypted by the decryption key K in the block decryption module (BDi + 2), and the result is converted into the second ciphertext C2 in the exclusive oragate (XORi + 2). An exclusive oar operation is performed to produce the plaintext Pi + 2.
    [41] I decryption process is performed as described above through each decryption processor located in the next stage, and finally, in the decryption processor of the second column, Is generated.
    [42] Similarly, since the decoding processing such as the decoding processing of the second column is sequentially performed r-1 times through the decoding processor of the next column, the plain text is processed through the entire parallel decoding processing. Is generated.
    [43] Rest ciphertext block in the same way as above Decrypting Plain Text Is generated.
    [44] The final i blocks of the cipher text are computed exclusively and then compared with the received MAC to check whether the received message has been tampered with.
    [45] As described in detail above, the present invention has an effect of improving encryption processing speed by enabling parallel processing while securing randomness of a ciphertext when plaintext blocks are encrypted.
    [46] In addition, there is an effect that the resulting value of the cipher text can be used as a code value for message authentication.
    权利要求:
    Claims (4)
    [1" claim-type="Currently amended] In a method of encrypting a document using a preamble, when encrypting a plurality of plaintext blocks using n parallel encryption processors, first performing n consecutive encryption processes on the n plaintext blocks to obtain n ciphertexts. 1 course; A second process of performing encryption by using the n ciphertexts as an initial vector for n parallel encryption processes and providing the remaining plaintext blocks as inputs of the n parallel encryption processors; And a third process of performing mutually exclusive OR on the final cipher texts and using the result as a hash value for message authentication.
    [2" claim-type="Currently amended] The method of claim 1, further comprising: a first step of generating a first ciphertext C1 by performing an exclusive oral operation on the first plaintext with an initial vector in the first cryptographic processor, and block-processing the result of the operation with an encryption key; A second step of providing a ciphertext C1 as an initial vector of the next stage in the second cryptographic processor and performing an exclusive OR operation with the second plaintext P2, and generating a second ciphertext C2 by block encrypting the result of the operation with the encryption key K; ; I ciphertexts are executed in the first column by performing i encryption process as above through each encryption processor located in the next stage. An encryption method comprising the step of generating a third step.
    [3" claim-type="Currently amended] The encryption method of claim 1, wherein the second process performs an exclusive OR operation on the plaintext block P i + 1 and the first ciphertext C1 in the first encryption processor, and encrypts the ciphertext Ci + 1 by block ciphering the result of the operation with the encryption key K. Generating a first step; In a second encryption processor, a second step of generating an exclusive cipher text Ci + 2 by performing an exclusive OR operation on the plaintext block P i + 2 and the second cipher text C2, and encrypting the result of the operation with an encryption key K; The ciphertext in the second column of encryption processors is performed by performing the encryption process as described above through the respective encryption processors located in the next stage. Generating a third step; The ciphertext is continued r-1 times through the same encryption process as the encryption processor in the second column through the encryption processor in the next column. An encryption method comprising the fourth step of generating a.
    [4" claim-type="Currently amended] The plain text block of claim 1, wherein the second process is performed by the first encryption processor. And ciphertext An exclusive ora operation, and a first step of generating a ciphertext Cri + 1 by block encrypting the operation result with an encryption key K; In the second cryptographic processor, a plaintext block And ciphertext A second step of generating exclusive ciphers and generating ciphertext Cri + 2 by block encrypting the result of the operation with an encryption key K; The ciphertext is repeated m times as described above. Through the third step of generating the remaining m plaintext blocks An encryption method comprising the step of performing the encryption process of the.
    类似技术:
    公开号 | 公开日 | 专利标题
    US10263769B2|2019-04-16|Flexible architecture and instruction for advanced encryption standard |
    Guesmi et al.2016|A novel chaos-based image encryption using DNA sequence operation and Secure Hash Algorithm SHA-2
    US8983063B1|2015-03-17|Method and system for high throughput blockwise independent encryption/decryption
    Mahajan et al.2013|A study of encryption algorithms AES, DES and RSA for security
    Yavuz et al.2016|A chaos-based image encryption algorithm with simple logical functions
    US6298136B1|2001-10-02|Cryptographic method and apparatus for non-linearly merging a data block and a key
    KR100917073B1|2009-09-15|Method and apparatus for increasing the speed of cryptographic processing
    EP1394674B1|2009-07-01|System and method for generating initial vectors
    US5222139A|1993-06-22|Cryptographic method and apparatus
    US8416947B2|2013-04-09|Block cipher using multiplication over a finite field of even characteristic
    US7697681B2|2010-04-13|Parallelizable integrity-aware encryption technique
    US7260215B2|2007-08-21|Method for encryption in an un-trusted environment
    CN1124719C|2003-10-15|Parameterized hash functions for access control
    KR100594265B1|2006-06-30|A cipher processing unit, an advanced encryption standard cipher system and an advanced encryption standard cipher method with masking method
    KR100889127B1|2009-03-16|Message authentication code producing apparatus, message authentication code verifying apparatus, and message authentication system
    US8358781B2|2013-01-22|Nonlinear feedback mode for block ciphers
    EP0725511B1|2001-12-19|Method for data encryption/decryption using cipher block chaining | and message authentication codes |
    TWI402675B|2013-07-21|Low latency block cipher
    EP0802653B1|2004-04-07|Multi-cycle non-parallel data encryption engine
    Wong et al.2008|A fast image encryption scheme based on chaotic standard map
    JP2013047822A|2013-03-07|Encryption method for message authentication
    DE10148415C2|2003-07-31|Method and device for encrypting and decrypting data
    KR100296958B1|2001-09-22|Apparatus for encoding block data
    CN101006677B|2011-09-28|Method and device for carrying out a cryptographic calculation
    ES2364826B2|2013-02-06|Pre-classed encryption key.
    同族专利:
    公开号 | 公开日
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    法律状态:
    2002-04-20|Application filed by 엘지전자 주식회사
    2002-04-20|Priority to KR1020020021813A
    2003-10-30|Publication of KR20030083326A
    优先权:
    申请号 | 申请日 | 专利标题
    KR1020020021813A|KR20030083326A|2002-04-20|2002-04-20|Method for encipherment|
    [返回顶部]